



CMS Level 1 Track Trigger

An FPGA Approach

Tanja Harbaum

Management

Prof. Dr.-Ing. Dr. h.c. J. Becker


Prof. Dr.-Ing. Eric Sax

Prof. Dr. rer. nat. W. Stork


Institut für Technik der Informationsverarbeitung (ITIV)

Motivation: LHC Upgrade Phase 2

LHC today




HL-LHC ~ 2023



- Increasing luminosity by a factor of 10
- Input data rate ~ 100 Tb/s

CMS Experiment - Challenges




LHC silicon sensors


HLT and
offline Computing

- Reduce data by factor 400 (online)
- Trigger decision latency $\sim 12 \mu\text{s}$


CMS Trigger System



Current Level 1 Track Trigger Board




Current Level 1 Track Trigger Board




- Instead of 1 AM-ASIC and 2 FPGAs, might also choose 2 FPGAs or 1 big FPGA?

Pattern Recognition - Idea




L1 Collision Event




Pattern Bank

We know what interesting particles look like!

Pattern Recognition - Idea



compared
to

We know what interesting particles look like!


Application-Specific Integrated Circuit (ASIC)

- Integrated Circuit (IC) customized for a particular use

+ Fast and efficient

— Cost of development > 1M €

— Design time > 2 years




Field-Programmable Gate Array (FPGA)

- Commercial IC programmed by customer
- Configurable logic blocks (CLB) includes lookup tables (LUT)


+ Short implementation period
 + Reconfigurable

- Reduced clock speed
- Power consumption
- Logic density




Pattern Recognition – AM Chip

- Content-addressable memory
- Provides hit result within one clock cycle
- Concatenation of CAM cells




FPGA Approach – Minimization by Logic



■ LUT structure for one pattern

- 22 LUTs
- Pure combinatorial logic – no clock cycle
- Plus one 128 bit register to store the input

FPGA Approach – First Results




- Gain saturates – 0.5 LUT per pattern in average
- Depends on the composition of the Pattern Bank

➔ Extensive minimization by logic is possible


Comparison with AM-Chip

- AM-Chip offers additional features
- Writeable memory
 - ➔ Synthesize the FPGA


- Handle failure layers
 - ➔ Split pattern into layers (96 Bits → 6*16 Bits)
 - Duplicate pattern
 - Layer-based approach



Layer Based Approach




Layer Based Approach – one layer



- **Comparator**
 - Input: 16 Bits
 - Output: n Bits fired pattern number
- **FIFO**
 - Buffers fired Pattern
- **Majority Matrix**
 - Decision (five of six, four of six, ...)

Layer Based Approach – Comparator




- Pure logic (state machine)
 - Pre-computed
 - Depends on stored pattern
- Use only Lookup tables
- Minimize by vendor tools

```

if (input="0010000010000111") then
  hit0<="00000000";
end if;

if (input="0001100010000001") then
  hit0<=" 00000001";
  hit1<=" 10001001";
  hit2<=" 10100011";
end if;
  
```

Layer Based Approach – FIFO




- Buffer


- Use block RAM

- Variable size

- Address width $\leq \log_2$ (number of max possible hits)
 - Word width $\leq \log_2$ (number of stored pattern)




Layer Based Approach – Majority Unit




- Selection of fired pattern
 - Pure logic

Layer Based Approach



Layer Based Approach – First Results

- Design for 10k pattern is running
 - 180MHz clock cycle
 - 26 FIFOs with max 400 entries
 - <10% Utilization of an huge up-to-date FPGA



Thank you for your attention.





Dipl. Inform. Tanja Harbaum
Institut für Technik der Informationsverarbeitung
harbaum@kit.edu



BACKUP SLIDES

CMS Detector – 48 Trigger Towers


- 6 Sectors (r - η)Plane X 8 Sectors (r - ϕ)Plane




- 48 trigger sections
 - 200 Stubs per Event in average
 - Up to 500 Stubs per Event possible
 - 400 – 600 Gb/s per Trigger Tower
- 50 Tb/s Amount of L1 Data
 - ~15.000 Fibers (Modules) each 3.25 Gb/s

CMS Detector – Outer Tracker Modules

■ p_T Module Concept




■ Stub – Pair of Clusters in the two Sensors



➔ First rough p_T Cut at the Module Level

CMS Detector - Barrel-Endcaps Geometry



■ Inner Pixel

4 BPIX + 10 FBIX




■ Outer Tracker

7084 PS Modules (1 macro-Pixel + 1 Strip Sensor)


8424 2S Modules (2 Strip Sensors)

→ Part used at L1


Analyzed Pattern Bank - First Results




AM Chip – Operating Mode




AM Chip – Operating Mode




AM Chip – Operating Mode



AM Chip – Operating Mode



AM Chip – Operating Mode



AM Chip – Operating Mode

